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Advanced Source/Drain Contact Engineering 
For Low Parasitic Series Resistance 
Abstract 
Complementary Metal-Oxide-Semiconductor (CMOS) scaling and the application 
of strain have led to the increasing dominance of parasitic source/drain (S/D) series 
resistance. This is expected to limit device performance in the 32 nm technology node 
and beyond. In this work, novel silicide processes and materials were evaluated as 
potential solutions to address the parasitic series resistance issue. 
 
 Nickel-aluminum alloy film (Ni1-xAlx) was proposed as an alternative silicide 
material. Investigations have shown that the electron Schottky-Barrier (ФBn) can be 
effectively tuned for contact resistance reduction. Process was optimized to avoid film 
agglomeration when films with aluminum content as high as 51 % were used. This gives 
a minimum ФBn of 400 meV. The compatibility of the silicide for current devices was 
experimentally verified when the silicide was integrated into n-channel transistors. 
Evaluation of the electrical performance of the devices show that drive current 
enhancement can indeed be achieved. 
 
 A novel approach of using dysprosium (Dy) as an interlayer between nickel (Ni) 
and silicon-carbon (Si1-yCy) during the silicidation process was investigated. A 2.5 nm 
thick Dy-based interlayer has been shown to exist at nickel-dysprosium-silicide 
(Ni[Dy]Si:C) and the Si1-yCy interface. The low ФBn of 280 meV was attributed to the 
interfacial dipole mechanism. Carbon re-distribution in the film after silicidation process 
vii 
and the associated enhanced thermal stability of the film was also studied. Integration of 
Ni[Dy]Si:C on Multiple-Gate Field-Effect-Transistors (MuGFETs) has resulted in 
dramatic performance enhancement, validating the importance of impurity engineering 
for contact resistance lowering. In addition, a technique for yttrium silicide (YSi2) 
deposition was devised to minimize the oxidizing issue and a low ФBn of 170 meV was 
reported. 
 
 Laser annealing for dopant activation has been widely reported. However, there 
have not been many reports on the application of laser on strained devices. This is 
addressed with the investigation of pulse laser annealing (PLA) on Si1-yCy MuGFETs. 
PLA was not only observed to alleviate the problem of dopant deactivation in strain S/D, 
it increases the substitutional carbon concentration. The significant performance 
improvement in the saturation drain current (IDsat) is attributed to the improved strain and 
the reduction in the various components of the parasitic series resistance. 
viii 
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 Device scaling has been essentially the main driver to sustain the industry’s need 
for high performance complementary metal-oxide-semiconductor (CMOS) devices. 
Moore’s law has been accurate in predicting that the number of transistors in each 
microprocessor chip doubles every 24 months [1.1].  Indeed, with remarkable 
advancement in the semiconductor industry, transistor size which used to have physical 
gate length (LG) of 5 µm (micrometers) has been aggressively reduced to 25 nm 
(nanometer) in the latest 65 nm technology node [1.2]. This is even anticipated to reach 
13 nm by the year 2013 based on the latest International Technology Roadmap for 
Semiconductors (ITRS) roadmap. 
 
 As the channel length decreases drastically, the channel resistance, RCH reduces 
simultaneously. This, coupled with the application of strain silicon technology, has 
resulted in the rising prominence of the parasitic series resistance, RPSR which has been 
relatively insignificant in the past. Contrary to the decreasing trend of RCH, RPSR'‘s 
increasing trend (Figure 1.1) is expected to be a challenge at the 32 nm technology node 
2 
and beyond as it diminishes the desired current gains derived from scaling and strain 
engineering [1.3]. Therefore, unless manufacturable processes to reduce RPSR are 
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Figure 1.1 RCH and RPSR converge with technology scaling and RPSR is expected to 
dominate from 32 nm technology node and beyond. Therefore, there is an urgent need for 
solutions to minimize RPSR. [1.3] 
 
1.2 Parasitic Series Resistance RPSR 
 RPSR consists mainly of three elements: the S/D extension (SDE) resistance, RSDE, 
deep S/D resistance, RSD and the silicide-S/D contact resistance, RCON as shown in Figure 
1.2. Of these components, RCON and RSDE have been numerously shown to be the largest 
contributing factor to RPSR, constituting over 40% each [1.3]. Therefore, the challenging 
work of series resistance scaling should be focused on these two components. 




Figure 1.2 Schematic representation of S/D structure and parasitic series resistance 
components. 
 
1.2.1 S/D Resistance RSD and S/D Extension Resistance RSDE 
 RSD is mainly dependent on the amount of activated dopants in the S/D. As the 
active dopant concentration in this region is high, relative to the other 2 components, it is 
usually insignificant. RSDE poses a more challenging issue. As the scaling of the devices 
reaches deca-nm region, there is a need for ultra-shallow and abrupt junction for short 
channel effect suppression [1.4]. The shallow junction requirement resulted in such high 
resistivity SDE that when SDE scaling reaches below 30 nm, the short channel effect 
benefits are diminished, even with the assumption of solid solubility concentration [1.5]. 
Therefore, such scaling must be coupled with even lower sheet resistivity SDE for drive 
current enhancement gain. However, conventional rapid thermal annealing (RTA) 
process can no longer be used due to its undesired thermal diffusion and low activation 
limited by equilibrium solid solubility [1.6]-[1.8].  
4 
  There have been various proposals to lower RSD and RSDE. The most commonly 
reported works are to replace the RTA process with laser annealing [1.6]-[1.10]. The 
laser serves as a narrow-band, nanosecond-duration, pulsed-UV illumination source. The 
uniform beam is then imaged onto the wafer by a reduction lens. The intense heating 
melts the region in nanosecond and re-crystallization of the region takes equal amount of 
time. Such fast re-crystallization “freezes” the dopants into lattice site well above the 
equilibrium solid solubility. Hence, solid solubility is no longer a hurdle for high dopant 
activation. In addition, as the dopant diffusivity in liquid silicon is about eight orders of 
magnitude higher than that in solid, the dopants can distribute uniformly in the molten 
silicon, forming a box-like profile which can gives superb abrupt junctions which is not 
achievable using convention RTA system. For achieving shallow junction depth, there 
have been challenges associated with low implant energy [1.6]. Laser annealing can 
easily achieve ultra-shallow junction by controlling the melt-depth of the SDE with the 
laser fluence. With all these manufacturable solutions, it is possible to rectify the RPSR for 
32 nm and beyond. 
 
 However, as the gate scales, the thermal budget reduces significantly due to the 
smaller volume of poly-silicon gate confined by the spacer and gate oxide. Simulation 
has shown that the temperature at the gate and S/D can differ as much as 500 oC [1.6]. 
This causes excessive heating in the gate leading to damaged spacer and deformed gate 
which results in low device yield. With the popularity of Si-on-Insulator (SOI) rising over 
the past years, this temperature difference is minimized with the presence of the buried 
oxide (BOX). There are other works to avoid gate deformation, including the use of PAI 
5 
to amorphize the silicon for lower melting point [1.6],[1.11]-[1.14]. Alternatively, an 
additional optical layer can be deposited on the gate to increase the surface reflectance of 
the gate to minimize the laser fluence absorption [1.15],[1.16]. This will result in 
selective annealing on the S/D and yet maintain the integrity of the gate stack. 
 
1.2.2 Silicide-S/D Contact Resistance RCON 
 RCON arises mainly because of the formation of a Schottky-Barrier when the 
silicide and the S/D is in contact. When an n-type Si with a work function less than that 
of the silicide are connected, electrons from the n-Si will pass into the silicide. The two 
Fermi level will be forced into coincidence and a depletion region is formed, causing the 
bands bending upwards as shown in Figure 1.3. From this ideal situation, the barrier the 
electron requires to overcome before they can reach the n-Si is known as the electron 
Schottky-Barrier height defined by 
 ФB
n
 = Фsiliicide – χS ,     (1.1)  






Figure 1.3 The barrier height is shown to be ideally dependent of the work function of 
the silicide. Ec, EF, Ei and Ev are the conduction band, Fermi, intrinsic, valence band 
energy of n-Si respectively. q is the electron charge, хd is the depletion width and Фi is 
the amount of band banding. 
 














qCC 21 expρ ,    (1.1) 
where C1 and C2 are constants, Nif is the active interfacial dopant concentration. Clearly, 
an acceptable ρc require maximizing Nif and minimizing ФBn. Current devices employ 
NiSi as the silicide material. This has a mid-gap barrier of approximately 650 meV. 
Given the doping concentration is approximately 3 × 1021 cm-3 based on ITRS 
specification, simulation has shown that on a 50 nm transistor, by reducing ФBn to 200 
meV and exceeding the solid solubility, one can reduce ρc to 35 % of its current value 
[1.18]. This will easily provide a solution for the RPSR issue.  
  
 Similar to above, laser anneal has been one of the prime candidate for increasing 
Nif [1.19]. A more popular approach is to engineer the ФB. One of the many ways is to 
Silicide n-Si 
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either add an interlayer or dope a low work function metal, such as Dy, Er, In, Tb, Yb 
and Al for N-MOSFET [1.20],[1.21] and Pt for P-MOSFET [1.3], into the intended 
silicide metal. However, given that some of these metals are bulky, they usually lose out 
to fast diffusing Ni, resulting in negligible concentration at the silicide-Si interface. In 
addition, as these metals are highly oxidizing, these oxygen getters are easily found at the 
top surface of the silicide, rendering the ФBn modulation ineffective. Of these, Dy has 
been shown to be one of the most promising candidates for N-MOSFET as the original 
NiSi barrier can be effectively reduced by 320 to 280 meV. For P-MOSFET, the hole 
barrier is 0.28 eV with the incorporation of Pt. Additional benefits of these metal dopants 
include increase thermal stability and improved sheet resistance of the metal silicide 
[1.22]-[1.25]. 
 
 Schottky-Barrier S/D transistors (SSDT) are another attractive solution for the 
aggravating RPSR issue. By replacing the highly doped Si S/D with a metal silicide, one 
can conveniently achieve lower RSD. It also offers superior scaling ability as the silicide 
thickness is easily controlled and the junction is abrupt. Potential candidates includes PtSi 
for P-SSDT [1.26]-[1.28] and ErSix [1.26],[1.29],[1.30] and YbSix [1.31],[1.32] for N-
SSDT. However, as there is still a ФB at the silicide-Si interface, SSDT still exhibit an 
intrinsic performance inferior to conventional MOSFETs. Based on simulation, in order 
for SSDT to be competitive, the ФB has to be significantly reduced to 0.15 eV [1.33]. 
 
 Recently, there have been reports of dopant segregation at the silicide-Si interface 
during the silicidation process. This can be achieved by first implanting the S/D with high 
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dopant concentration, followed by a silicidation process to consume beyond the 
implantation range. The high concentration of activated dopants segregated at the 
interface leads to a strong band bending which allows a higher tunneling probability of 
carriers across the barrier. This results in a significant reduction in the effective ФB. The 
main advantage comes from segregation of the dopants during the silicidation process as 
this potentially removes the need for elevated temperatures to achieve high dopant 
activation. As a result, desirable diffusion-less profile can be achieved. CoSi2 
[1.34],[1.35], NiSi [1.36] and NiSi2-xAlx [1.37] has already been demonstrated as 
potential candidates for such application. 
 
1.3 Objective of the Research 
 The objective of this thesis is to address the parasitic series resistance issue which 
impedes the progress of current CMOS technology. New materials and processes will be 
explored for potential solutions. Their compatibility with strained technology and 
advanced structures has to be investigated too. 
 
1.4 Outline of the Thesis 
 Chapter 1 provides a brief introduction of the current technology. Background 
information is provided for the parasitic series resistance issue. Recent development to 
address the RSD, RSDE and RCON components of the parasitic series resistance issue is also 
presented in this chapter. 
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 Chapter 2 explores the feasibility of replacing the conventional Ni with Ni1-xAlx 
films. These films were studied and their ФBn tuning correlated with the Al concentration 
in the film are investigated. When films with high Al concentration are used, an 
optimized annealing process is employed to avoid any film degradation. Subsequently, 
Ni1-xAlx film is integrated into n-MOSFET to demonstrate its benefits and compatibility. 
 
 The first part of Chapter 3 uses a novel approach of adding interlayer metal to 
modify ФBn. The mechanism for the effective barrier lowering using Ni[Dy]Si:C is 
clarified. The study of the distribution of the carbon in the silicide will provide an insight 
of the material characteristics. This silicide is then integrated into MuGFETs to alleviate 
their aggravated RPSR issue. Next section devises techniques to minimize oxygen 
incorporation into YSi2. Favorably low ФBn is observed which is suitable for SSDT’s use. 
 
 Chapter 4 investigates the effect of PLA on strained Si1-yCy S/D. Simultaneous 
enhancement in the dopant activation and substitutional carbon concentration (Csub) with 
this single step process is highlighted. An optical layer to minimize energy absorption at 
the gate stack during PLA is employed in MuGFETs fabrication process and its 
effectiveness is experimentally shown. Electrical characterization results are analyzed in 
details. 
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2 Nickel-Aluminum Alloy Silicides for 
Contact Resistance Reduction 
 
2.1 Introduction 
  Strain and continual scaling of CMOS has led to the increasing dominance of 
parasitic series resistance RPSR. This high resistance negates the benefit of device scaling 
and will continue to limit the circuit performance, unless solutions are found to address 
this issue.  
 
 In the previous chapter, it is known ФBn is the basis of contact resistance. 
Therefore, this chapter chooses to investigate on modulating this fundamental element for 
improved device performance. By reducing ФBn, the carriers injected over the barrier 
increases exponentially due to the enhanced thermionic emission, providing a direct 
indication in the reduction of RCON. In the case of the n-channel MOSFET, a possible 
approach is to introduce low work function metals into Ni. Al has the appropriate work 
function of ~ 4.1 eV. In addition, the presence of Al promotes the growth of nickel 
aluminide disilicide. This novel silicide has been demonstrated to have a low ФBn of 430 
meV which is 220 meV or 34 % lower than ФBn of NiSi [2.1]. Although promising results 
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were obtained for Ni1-xAlx alloy silicide, Al concentrations in the films have been capped 
at 20 % in previous study [2.1]. This is due to the ease of agglomeration of the Ni1-xAlx 
alloy silicide film at temperatures as low as 500 oC. 
 
By studying the Ni1-xAlx films with different atomic concentration of Al, we can 
correlate this to the material and electrical properties. Process optimization is also 
required to avoid the onset of agglomeration when films with high Al content are used. 
The compatibility of this film with the current CMOS process will definitely highlight the 
attractiveness of this novel silicide. 
 
2.2 Electron Barrier Height Reduction using Nickel Aluminide Disilicide 
2.2.1 Sample Fabrication 
For material analysis, blanket (100) Si wafers were used, whereas patterned (100) 
Si with contact test structures were used for ФBn analysis. The isolation employs 400 nm 
field oxide and the square-shaped junctions has a surface area of 1 × 10-4 cm-2. Prior to 
metallization, substrate cleaning was done with a hydrofluoric acid solution [HF:H2O 
(1:100)] at 25 oC for 60 s. This will ensure the effective removal of any native oxide 
formed on the junction which will impede the formation of the silicide Error! Reference 
source not found.. 20 nm or 60 nm thick Ni1-xAlx alloy films were then co-sputtered onto 
the Si substrates at a chamber pressure of 3 × 10-3 Torr. The sputtering power of Al and 
Ni targets were varied to obtain films with different Al concentrations. Subsequently, to 
investigate the optimal rapid thermal annealing (RTA) conditions, the temperature was 
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varied from 400 to 550 oC at intervals of 50 oC in nitrogen ambient. The duration of the 
RTA ranges from 30 to 120 s in intervals of 30 s. Selective metal etch was completed 
using a dilute nitric acid solution, HNO3:H2O [1:10] at 25 
o
C for 60 s.  The bottom 
electrode contact to the substrate employed a 200 nm thick Al layer which is deposited 
using electron beam evaporator. Figure 2.1 below shows the schematic illustration of the 




Figure 2.1 Schematics showing the contact test structure used for extraction. 
  
2.2.2 Material Characterization 
 The atomic concentrations of Al in the as-deposited Ni1-xAlx alloy film were 
determined using an X-ray photoelectron spectroscopy (XPS) (Table 2.1). The JEOL 
JPS-9200 system uses a photoelectron spectrometer with a Mg Kα X-ray. The ratio of the 
Al to Ni target sputter power is shown to observe a linear relationship with a gradient of 
approximately 24.9% Al atomic concentration as shown in Figure 2.2. With this 
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information, one can easily vary the ratio of the target power to obtain any desired Al 
concentration in the film. 
 
 
Table 2.1 Table illustrates the sputtering power of Ni and Al targets and the resulting Al 
atomic concentration in the deposited film. 
 
Al Atomic  
Concentration (%) 
Sputter Power 
Al Target Power/ 









14 200 100 0.50 
16 200 125 0.63 
17 200 150 0.75 
27 200 200 1.00 
33 200 275 1.38 
35 200 250 1.25 
42 200 350 1.75 
51 100 200 2.00 
 


























Figure 2.2 Plot of Al atomic concentration in the Ni1-xAlx alloy films against the ratio of 
Al to Ni target’s sputtering power.  
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 To study the thermal stability of the silicides, four-point probe measurements 
were employed to extract the sheet resistance, RS. The as-deposited Ni and various Ni1-
xAlx alloy films with a thickness of 60 nm were subjected to annealing temperature 
ranging from 400 to 800 oC, at a constant duration of 30 s. The dependence of RS on 
annealing temperature will reflect the phase stability of the silicide and this is depicted in 
Figure 2.3. 







As-deposited thickness: 60 nm
 Ni  Ni0.86Al0.14























Annealing time: 30 s
 
 
Figure 2.3 Sheet resistance, Rs of metal silicide formed by annealing 60 nm thick Ni and 
Ni1-xAlx alloy films at various temperatures ranging from 400 to 800 oC at a constant 
duration of 30 s. Rs for NiSi is observed to increase drastically beyond 700 oC. This can 
be attributed to agglomeration and NiSi2 formation. 
 
  
 When an annealing temperature of above 700 oC was used, RS of NiSi increases 
drastically. This is commonly known to be due to the formation of nickel disilicide (NiSi2) 
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and film agglomeration. Formation of the high resistance NiSi2 is undesirable as it results 
in excessive Si consumption and rough interface [2.3] which will eventually lead to high 
leakage current when implemented onto devices. With the incorporation of Al in Ni films, 
it promotes the formation of a homogenous nickel-aluminide-disilicide phase with a 
CaF2-type crystal structure, which is similar to that of NiSi2 [2.4]-[2.5]. The gradual 
decrease in the sheet resistance of the Ni1-xAlx film as the annealing temperature increase 
is possibly due the thicker silicide form. Nickel-aluminide-disilicide has a lower RS 
compared to NiSi2, and the resistance measured in this work agrees well with those found 
in literature [2.1]. Relative to the monosilicide phase of NiSi, the disilicide phase NiSi2-
xAlx is a thermally more stable phase even up to 800 oC. 
 
 In order to optimize the Ni1-xAlx alloy metal silicidation process for device 
integration, thinner films of 20 nm were prepared for metal silicidation. Figure 2.4 
illustrates RS obtained from silicides formed using the various Ni1-xAlx alloys at 550 oC.   
Ni0.86Al0.14, Ni0.83Al0.17 and Ni0.73Al0.27 alloy silicides have low RS values, which match 
strongly to that obtained from NiSi. However, silicidation using film with higher Al 
concentration such as Ni0.67Al0.33 and Ni0.49Al0.51 causes RS to increase significantly from 









































Figure 2.4 Silicides formed when 20 nm Ni and Ni1-xAlx alloy were annealed at 550 oC 
for 30 s, have similar Rs. However, with the use of film with Al concentration higher than 
33%, Rs increases sharply. This can be attributed to the agglomeration of the film. 
 
 The current-voltage (I-V) characteristics obtained from the Ni1-xAlx diodes 
fabricated with varying Al concentrations are shown in Figure 2.5. Compared to a control 
NiSi diode, the increase in reverse bias currents for the Ni1-xAlx alloy silicide diodes 
reflects an effective modulation of ФBn. 
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Figure 2.5 I-V measurements on silicides, formed by various Ni1-xAlx alloys show higher 
reverse bias current with increasing Al concentration. 
 
 Based on the thermionic-emission theory, the I-V relationship is given by 
)1()1( ///2* −=−= Φ− nkTqVSnkTqVkTq eIeeTAAI
n
B
,  (2.1) 
where A is the area of the junction, A* = 4piqk2m*/h3 = 1.2 × 106 (m*/m) Am-2K-2 is the 
Richardson’s constant, T is the temperature, q is the electronic charge of an electron, k is 
the Boltzman’s constant, n is the ideality factor and IS is the saturation current. By 
extrapolating the semi-log I-V curve to V = 0, one can obtain ФBn according to Figure 2.6 
and equation (2.2) 
( )SnB ITAAq
kT /ln 2*=Φ
.    (2.2) 
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Figure 2.6 ФBn is most commonly calculated from the current IS based on the thermionic-




 extraction using the thermionic-emission model shows that the electron-
barrier reduces from 650 meV for NiSi to 560 meV and 530 meV for Ni1-xAlx alloy films 
with 14 % and 17 % Al concentration, respectively. The reduction continues and reaches 
a peak at 420 meV for silicides formed using Ni0.73Al0.27. However, for Al atomic 
concentration more than 27%, the measured ФBn does not continue to decrease. Instead it 
increases to 470 meV and 490 meV for Ni0.67Al0.33 and Ni0.47Al0.51, respectively.  
 
To investigate the discontinuity, the films were studied via scanning electron 
microscope (SEM). Figure 2.7 (a) shows the plane-view SEM image for Ni0.73Al0.27 alloy 
silicide and reveals the formation of a smooth and continuous film. Similar film 
morphology was obtained for all Ni1-xAlx alloy silicides formed with Al concentrations 
lower than 27 %.  In contrast, the plan-view SEM image illustrated in Figure 2.7 (b) and 
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the cross-sectional transmission electron microscope (TEM) image in Figure 2.8 obtained 
for Ni0.67Al0.33 and Ni0.49Al0.51 alloy silicides, respectively show severe film 
agglomeration. This effectively reduces the contact area and eventually led to the lower 
reverse biased current measured and an overestimation of the actual ФBn in Fig. 2.5. 
 
           
 
Figure 2.7 (a) SEM image reveals a smooth and continuous surface for silicides formed 
with Ni0.73Al0.27 alloy at 550 oC. (b) Silicidation at 550 oC using film with higher than 





Figure 2.8 TEM of silicide formed from Ni0.49Al0.51 shows the grooving occurring in the 
silicide. This explains the drop in current and the increase in RS. 
(a) (b) 
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 Two factors could cause the onset of the observed agglomeration in the film.  
Firstly, it is known that agglomeration is likely to occur at a lower temperature when the 
film thickness is smaller. This is because its occurrence is highly dependent on the ratio 
of the grain size to the as-deposited film thickness [2.7],[2.8]. With reference to Figure 
2.9 (a), at the upper boundary of the film, surface energy γs is balanced by the grain-
boundary energy γb, whereas the interface energy γi is at equilibrium with γb. At a similar 
temperature, as the ratio increases with decreasing film thickness, in order to minimize 
the surface, grain-boundary and interface energy, the thin Ni1-xAlx alloy film will have to 
nucleate and form islands to reach equilibrium as illustrated in Figure 2.9 (b) [2.9],[2.10]. 
 






Figure 2.9 (a) A continuous surface with the balanced energy diagrams before 
agglomeration. (b) As the film becomes thinner, γb can no longer be equilibrium and the 
silicide grooves as shown in the TEM. The new equilibrium balanced energy diagram is 
shown below the TEM image. 
 
 Secondly, the solid solubility of Al in NiSi2 is approximately 26 % [2.4]. It is also 













Al concentration exceeding the solid solubility limit (i.e., Ni0.67Al0.33 and Ni0.49Al0.51) will 
experience severe Al segregation at the grain boundary, leading to film agglomeration 
[2.10]. This phenomenon is likely to be responsible for the observed increase in RS and 
decrease in the current observed in Figure 2.4 and 2.5. 
 
To address challenges related to agglomeration, the annealing duration and 
temperature space were carefully explored. Figure 2.10 shows that a combination of 
lower silicidation temperature (400 oC) and a longer silicidation time (60 s) can be used 
to achieve a higher reverse bias current which is an order higher than when annealed at 
550 oC. This corresponds to a lower ФBn. As stated previously, a thinner film will tend to 
agglomerate at elevated annealing temperatures [e.g. 550 oC] to achieve thermal 
equilibrium. Hence, by lowering the annealing temperature to 400 oC, we can limit grain 
growth and lower grain boundary energies to suppress agglomeration Error! Reference 
source not found.. One has to note that annealing duration longer than 60 s does not 
yield higher current (not shown). This is possibly due to the fact that annealing time 





































Figure 2.10 I-V measurement of 20 nm thick, Ni0.49Al0.51 films annealed at a lower 
temperature and longer duration. The optimal annealing condition is determined to be 
400 oC for 60 s in nitrogen ambient. 
 












eDD  ,     (2.3) 
where Do is a frequency factor, Ea is the activation energy for diffusion, k is the 
Boltzmann constant and T is the absolute temperature. Ea of Al in Ni1-xAlx is not readily 
available. However, given that NiSi2 and NiSi2-xAlx possess the same CaF2-type crystal 
structure, it is therefore reasonable to approximate Ea for Al diffusion in NiSi2 (2.38 eV) 
to NiSi2-xAlx Error! Reference source not found.. Although Al concentration exceeds 
the solid solubility limit in NiSi2, the lower silicidation temperature reduced the 
diffusivity of Al in NiSi2 by four orders of magnitude (based on equation 2.3). This 
prevents Al precipitation, which might contribute to suppression of agglomeration. With 
the improved process window, a continuous and uniform silicide film is formed as 
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revealed by TEM in Figure 2.11. In addition, the pyramidal shaped grains in the epitaxial 
film confirm the presence of NiSi2-xAlx Error! Reference source not found..  
 
 
Figure 2.11 After adopting the optimal annealing conditions, TEM image shows the 
pyramidal shaped grains in the epitaxial film, confirming the successful formation of 
NiSi2-xAlx film without agglomeration. 
 
A comparison between the SIMS analysis of the silicide formed from the same 
Ni0.67Al0.33 film when annealed at 550 oC for 30 s and the optimized annealing condition 
of 400 oC for 60 s is shown in Figure 2.12 (a) and 2.12 (b), respectively. Comparing with 
silicide films obtained at 550 oC, the optimized annealing condition yields a non-
agglomerated silicide film with higher Al incorporated at the silicide-Si interface which 
makes its applicable for device integration. Relating Figures 2.12 (b) and (c) the atomic 
concentration of Al present at the interface is approximately 6 % and 13 % for Ni0.83Al0.17 
and Ni0.49Al0.51 respectively. This reflects that the amount of Al remaining at the silicide-
Si interface will eventually determine the degree of ФBn modification. ФBn is observed to 
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be further modulated from 650 meV to 400 meV with Ni0.49Al0.51 alloy. This is 
approximately 30 meV lower than previous reported [2.1]. It should be noted that 
Ni0.49Al0.51 alloy silicide was chosen as the representative film between Ni0.67Al0.33 and 
Ni0.49Al0.51 as similar trends in the film physical characteristics were observed with the 
various characterization techniques in this work. Ni0.49Al0.51 alloy silicide was selected to 
illustrate the possibility of incorporating a record high Al concentration of 51 % in Ni 
with our improved process window. 
 











































































Figure 2.12 SIMS profiles of silicides formed from Ni0.49Al0.51 by annealing at (a) 550 oC 
for 30 s (agglomeration), and (b) 400 oC for 60 s, in nitrogen ambient. In (b), Al is 
present in higher amount at the interface compared to (c), showing that ФBn is dependent 
on Al concentration at the interface. 
 
 
(a) (b) (c) 
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Figure 2.13 ФBn extracted using the thermionic-emission model. With the use of Ni1-xAlx  
alloy with higher Al concentration coupled with the optimized annealing process 
condition, the effective barrier height can be continually lowered to 400 meV. 
 
2.2.3 Device Fabrication 
Under the optimal condition, the successful formation of silicides using Ni1-xAlx 
alloy is expected to lower RCON and achieve higher Ion in devices. To verify this, 
Ni0.77Al0.33 alloy and the improved process window were adopted into the metal 
silicidation process for the fabricated N-MOSFETs. One has to note that the increase of 
Al concentration from 33 % to 51 % yields a minute 10 meV reduction in ФBn.  In 
contrast, RS increases significantly from 8.1 Ω/□ to 14.7 Ω/□ for the same increase in Al 
concentration.  Based on the material characterization, Ni0.77Al0.33 with its suitably low RS 
(8.1 Ω/□) and low ФBn (410 meV) was selected for device integration. 
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 Figure 2.14 (a) summarizes the key process steps employed in the fabrication of a 
planar N-MOSFET on bulk Si substrate and Figure 2.14 (b) illustrates a schematic of a 
typical device. Threshold voltage and well implants were performed prior to a thermal 
oxidation which yields a 3 nm thick SiO2 gate dielectric. 100nm poly-Si gate was then 
deposited followed by gate implant and activation. A SiO2 hardmask was deposited. Gate 
patterning employed 248 nm optical lithography and photo-resist trimming and LG is 
approximately 100 nm. SDE regions were implanted with arsenic at 8 keV and a dose of 
3 × 1013 cm-2.  Silicon oxynitride spacers with a spacer width of 40 nm were then formed 
using plasma-enhanced chemical vapor deposition (PECVD). The S/D regions were then 
implanted with arsenic at 15 keV with a dose of 2 × 1015 cm-2 followed by 950 oC, 30 s 
activation. The control N-MOSFETs have 10 nm Ni deposited while the other devices are 
deposited with the same thickness of Ni1-xAlx alloy. This is followed by a metal 
silicidation, which was performed with the optimal RTA conditions of 400 oC for 60 
second in nitrogen ambient. A selective metal etch similar to that used in the contact 







Figure 2.14 Summary of key process sequence for the fabrication of the N-MOSFETs 
used in this study. (b) illustrates the N-MOSFET with silicide incorporated. 
 
 
2.2.4 Device Characterization 
The drain current to gate voltage (IDS-VGS) characteristics of the devices silicided 
with Ni, Ni0.83Al0.17 and Ni0.67Al0.33 films are shown in Figure 2.15. The physical LG of 
the devices was 100 nm with a S/D width of 1 µm. With an incorporation of a 17 % Al 
film, IDsat enhancement was 7 % compared to NiSi, at a gate overdrive (VGS -Vt) of 1.2 V 
with a drain voltage (VDS) of 1.2 V, where Vt is the threshold voltage. When Al 
P-well and VT implant 
Gate Dielectric (3 nm of SiO2) 
Poly-Si Deposition 
SDE Implant 
PECVD Oxynitride Spacer 
S/D Implant and 950oC, 30 s 
activation Ni or Ni1-xAlx Deposition 
Metal Silicidation 
Selective Metal Etch 
(a) 
Gate Patterning and Photoresist Trimming 
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incorporation was increased to 33 %, an 18 % increase in IDsat was observed. This higher 
current obtained for devices with Ni1-xAlx alloy silicide is attributed to the reduction of 
the ФBn with the use of the improved process window. In addition, Raman analyses have 
shown that the formation of NiSi2-xAlx induced a higher tensile silicide strain in the film 
as compared to NiSi [2.1], which possibly contributes to the enhancement too. Hence, the 
successful application of this novel silicide material in N-MOSFETs illustrates the 
compatibility of Ni1-xAlx alloy silicides for improved device performance. 
 






























VDS = 1.0 V
 
Figure 2.15 IDS-VGS characteristic of N-MOSFETs silicided with Ni, Ni0.83Al0.17 and 
Ni0.67Al0.33 alloy. Ni0.86Al0.14 silicide shows a 7 % increase in the IDS whereas Ni0.67Al0.33 
reflects an enhancement of 18 % as compared to Ni control. 
 
2.2.5 Summary 
 The use of Ni1-xAlx to form nickel aluminide disilicide, in replacement of NiSi has 
been demonstrated to reduce ФBn at the silicide-Si interface. The amount of modulation is 
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dependent on the quality of the silicide and the amount of Al present at the interface. RS 
study of NiSi2-xAlx was shown to be comparable to NiSi. 
 
 Even though the increasing amount of Al brought a significant decrease in ФBn, 
the film’s quality was compromised. Onset of agglomeration prevents further ФBn 
reduction for Al concentration exceeding the solid solubility in NiSi2. The annealing 
duration and temperature was carefully studied and it was discovered that a lower 
annealing temperature of 400 oC and longer annealing duration of 60 s can alleviate this 
problem. The successful formation of silicides using Ni1-xAlx alloy with Al concentration 
of up to 51% has yielded a ФBn lowering of 250 meV.  
 
 When the optimized Ni1-xAlx silicidation process was integrated into the 
fabrication scheme of N-MOSFETs, IDsat enhancement of 18% was achieved over control 
N-MOSFETs employing NiSi contacts. Therefore, Ni1-xAlx alloy film with high Al 
concentration is a promising material for integration in future CMOS technologies for 
parasitic series resistance reduction. 
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3 Impurity Engineering in NiSi and Pure 
Rare Earth Silicide for Contact 
Resistance Lowering 
 
 Apart from the use of Ni1-xAlx alloy for ФBn reduction, the addition of metal 
dopants can also have a similar effect. In addition, formation of NiSi2 is a nucleation-
controlled process; the presence of the metal dopants at the grain boundaries and 
interfaces quenches agglomeration and improve thermal stability of the silicide [3.1]. 
There has also been an increasing research on using rare earth silicides due to its ability 
to form favorable silicide-Si contact with ФBn as low as 0.27 eV [3.2], making it an 
attractive silicide S/D candidate for N-Schottky-Barrier Source/Drain Transistor, SSDT. 
Hence, this chapter first explores a new approach to tune ФBn by adding an interlayer of 
rare earth metal in NiSi. YSi2 is then explored as a potential candidate for SSDT. 
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3.1 Contact Resistance Tuning in MuGFETs with Nickel 
Silicide:Carbon Using a Dysprosium Interlayer 
3.1.1 Introduction 
 The impending use of Multiple Gates Field-Effect-Transistors (MuGFETs) has 
been anticipated for coming technology nodes due to its superior scalability and 
suppression of short-channel effects, compared to planar devices.  However, the parasitic 
series resistance issue has been commonly known to be further aggravated in MuGFETs 
due to the narrow Si fin dimensions, limiting the competitiveness over planar devices. 
Therefore, ФBn tuning in MuGFETs is essential to attain their performance enhancement 
benefits. 
 
 To tune the ФBn at the silicide-Si interface, low work function elements 
Dysprosium (Dy), Erbium (Er), Indium (In), Terbium (Tb) and Ytterbium (Yb) were 
selected as the interlayer material to be incorporated into the NiSi:C (Table 3.1).  They 
are mainly elements from the lanthanides and other metal categories. The effectiveness of 
ФB
n
 modulation is then evaluated. 
 
Table 3.1 Elements selected for ФBn tuning and their respective work function value. 
 
Material Work Function Reference 
Dy 3.0 [3.3] 
Er 3.1 [3.2] 
In 4.1 [3.4] 
Tb 3.0 [3.4] 
Yb 2.6 [3.2] 
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3.1.2 Sample Fabrication 
 Diodes with 100 nm thick Si0.99C0.01 contacts were fabricated on n-type (001) bulk 
Si substrates with resistivity of 6-8 Ω-cm. Similar to the contact test structures fabricated 
in chapter 2, a 400 nm field oxide isolation was employed as the isolation with a square-
shaped junctions with a surface area of 1 × 10-4 cm-2. To eliminate the presence of any 
native oxide, substrate cleaning was done with a hydrofluoric acid solution [HF:H2O 
(1:100)] at 25 oC for 60 s. 5 nm of Dy, Er, In, Tb or Yb followed by 15 nm of Ni were 
then deposited onto the Si substrate using electron beam evaporator. This is followed by a 
single-step RTA silicidation process in nitrogen ambient at 500 oC for 30 s. Selective 
metal etch was completed using a sulphuric peroxide mixture which consisted of 
H2SO4:H2O2 [4:1] at 120 oC for 60 s. The bottom electrode contact used a 200 nm thick 
Al layer.  
 
3.1.3 Material Characterization 
 I-V measurements were done for various alloy silicides (Figure 3.1). It can be 
observed that the reverse bias current can be increased significantly with the use of Dy 
interlayer. This gives a good indication of reduced ФBn. The effectiveness of Dy is then 
studied in detailed in order to gain a better understanding of the mechanism.  
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Figure 3.1 Comparison of various I-V obtained from the various metal dopants. It is 
observed that with the addition of Dy interlayer, the reverse bias current can be increased 
substantially. 
 
 The cross-sectional TEM image in Figure 3.2 (a) shows the formation of a tri-
layer film stack on Si0.99C0.01 after silicidation. SIMS [Figure 3.2 (b)] was used in 
combination with TEM to establish the qualitative composition of these layers. The 
surface layer consists of a Dy-rich region with an estimated grain size of approximately 
29 nm. The adjacent layer to the surface consists of a 30 nm thick nickel-silicide-
dyprosium:carbon (Ni[Dy]Si:C) film with a varying distribution of Dy in the Ni[Dy]Si:C 
layer. Most importantly, as shown in the TEM, there exists a thin 2.5 nm Dy-based 
interlayer (DyIL) at the Ni[Dy]Si:C/Si0.99C0.01 interface. This segregation corresponds to 
the hump at the interface as seen from the SIMS profile. XRD spectra of Ni[Dy]Si:C 
(Figure 3.3) confirm the presence of monosilicide NiSi. The larger amount of peaks in 
Ni[Dy]Si:C suggest that the film is less textured than NiSi:C. SIMS were repeatedly done 
for other Ni[M]Si:C/Si0.99C0.01 interface, however evidence for the presence of interlayer 
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was absent, as shown in a typical SIMS profile in Figure 3.4. The dominance of Ni 
diffusion during the silicidation process has resulted in the metal segregated at the top 
surface of the silicide, as shown in SIMS. This is similarly reported for other elements 
such as Ti [3.5]. The absence of these low work function metal at the interface explains 
the ineffectiveness of ФBn tuning. This is also reported in earlier studies [3.6],[3.7]. The 
concept will be elaborated in the next few pages. 
 
 
Figure 3.2 (a) Cross-sectional TEM image of the Ni[Dy]Si:C/Si0.99C0.01 film stack 
showing the formation of a tri-layer film structure with DyIL approximately 2.5 nm thick 
at the Ni[Dy]Si:C/Si0.99C0.01 interface. (b) SIMS depth profiles for the Ni[Dy]Si:C silicide 
stack shows the distribution of Dy in the silicide and the segregation of Dy at the 
interface.  
 
















































































Figure 3.3 XRD spectra of Ni[Dy]Si:C shows that Ni[Dy]Si:C and NiSi:C possess 
several common peaks which confirm the presence of monosilicide phase. 
 

























Figure 3.4 SIMS depth profile of Ni[Tb]Si:C illustrates Tb segregates only at the top 




 To extract the ΦBn of Ni[Dy]Si:C accurately, activation energy measurement was 
performed. For the measurement, temperature was varied from 233 to 293 K at intervals 
of 10 K, as shown in Figure 3.5 (a). The Arrhenius plot with a constant forward bias of 
0.1 V was then used for the extraction of ΦBn according to the thermionic-emission model. 
The excellent linear fit to the experimental data in Figure 3.5 (b) yields an extracted ΦBn 
of 280 meV. The extracted ideality factor of 1.08 is close to the ideal value of 1, implying 












Figure 3.5 (a) shows the temperature dependence of the current-voltage characteristics 
for Ni[Dy]Si:C/Si0.99C0.01 contacts.  (b) Arrhenius plot for the extraction of Ni[Dy]Si:C 
electron barrier height under a constant forward bias of 0.1 V.  
 
 Conceptually, the physical origin of this ΦBn modification is identical to rare-earth 
based dielectric capping for work function modulation in metal gate technology [3.6],[3.7] 
and ΦBn modification with the use of dopant segregation [3.8],[3.9]. Charge transfers 
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occur at the interface because Dy has a lower electronegativity compared to Si and C. As 
a result, the Si0.99C0.01 surface is negatively charged and the Ni[Dy]Si:C surface is 
positively charged. This leads to a strong electric field at the interface, which bends the 
energy band downwards resulting in a lower effective ΦBn. ΦBn is similarly extracted for 
NiSi:C/Si0.99C0.01 contacts and the value obtained is 600 meV. As reported in 
[3.10],[3.11], this lower value can be attributed to the presence of carbon which resulted 
in a strain-induced band-gap narrowing for Si0.99C0.01. 
 
 It is crucial that the reduction in the ФBn should not compromise on the sheet 
resistivity and the thermal stability of the silicide. Hence, the films were annealed at 
various temperatures ranging from 350 to 900 oC at intervals of 50 oC, for 30 s in 
nitrogen ambient. The sheet resistivity is plotted in Figure 3.6. It is observed that NiSi:C 
is thermally stable up to 900 oC. This is consistent with previous work and the relatively 
higher thermal stability of the film could be attributed to the presence of carbon [3.12]. 































Figure 3.6 Thermal stability plot reveals that of Ni[Dy]Si:C remains stable at 
temperature up to 900 oC, comparable to NiSi:C. 
 
 It is informative to study the carbon profile so as to determine if the carbon is also 
responsible for the added thermal stability in this newly proposed silicide. SIMS is 
employed to study the carbon distribution. By obtaining the sensitivity factor of carbon in 
Si through a known carbon concentration, we are able to convert the ion intensity into 
atomic concentration of carbon in SIMS profile [3.13]. Figure 3.7 shows the 
concentration depth profile of carbon in Ni[Dy]Si:C. Carbon is observed to distribute 
homogenously throughout the silicide with an approximate atomic concentration of 0.8 %. 
Solubility of carbon in silicides is known to be limited, hence it is suggested that the 
carbon present in Ni[Dy]Si:C is segregated in the grain boundary [3.14],[3.15]. This 
reduces the interfacial energy between NiSi grains, leading to suppression of 
agglomeration and delay in NiSi2 nucleation. This, along with the presence of metal 
dopants could possibly provide an explanation for the high thermal stability of the silicide. 
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A high concentration of carbon is detected at the surface of the of Ni[Dy]Si:C which is 
probably due to the saturation of carbon in the grain boundary.  
 



































Figure 3.7 Carbon is retained in the Ni[Dy]Si:C after silicidation process. This will 
improve the thermal stability of the film. 
 
3.1.4 Device Fabrication 
 For the integration of the novel silicide into advanced CMOS process, MuGFETs 
are used. The key process steps are summarized in Figure 3.8 (a) and Figure 3.8 (b) 
depicts the SEM image of the fabricated MuGFETs. The MuGFETs are fabricated on 200 
mm n-type silicon-on-insulator (SOI) substrates with 40 nm thick Si [fin height = 40 nm]. 
Patterning of active regions was done using 248-nm lithography, trimming and plasma 
etching to achieve a fin width of 70 nm. A 3 nm SiO2 was thermally grown as gate 
dielectric followed by a 100 nm poly-Si gate material which was subsequently implanted 
with phosphorous. Gate lithography and etch were then performed. This was followed by 
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a SDE implant and spacer formation. Si0.99C0.01 was then grown selectively by Ultra-High 
Vacuum Chemical Vapor Deposition (UHVCVD). S/D implant was then performed. 
Subsequent process steps were similar to the contact test structure where a 5 nm thick 
interlayer Dy was deposited followed by 15 nm of Ni. Annealing was done at 500 oC for 
30 s and the devices were completed with a selective metal etch of H2SO4:H2O2 [4:1] at 



















Figure 3.8 (a) Key process steps for the fabrication of MuGFETs used in this work. (b) 
SEM image illustrating the MuGFET with LG of 150 nm. 
 
3.1.5 Device Characterization 
 Figure 3.9 (a) compares the IDS-VGS characteristics of two MuGFETs which have 
similar subthreshold swing of 110 mV/decade and a drain-induced barrier lowering of 
0.06 V/V. LG of the devices is 150 nm with WFIN of 70 nm. MuGFETs with Ni[Dy]Si:C is 










for NiSi:C/Si:C and  Ni[Dy]Si:C/Si:C n+/p junctions are compared in Figure 3.9 (b). With 
the addition of Dy into Ni, there is a slight increase in Ni[Dy]Si:C/Si:C junction leakage, 
possibly due to the reduction in ΦBn. However, this minute increase is still within the 
acceptable range and considered comparable to NiSi:C/Si. Figure 3.10 (a) illustrates the 
IDS-VDS characteristics of the two MuGFETs. When compared at the same gate overdrive 
(VGS – VT) of 1.2 V and VDS of 1.2 V, the drive current of MuGFET with Ni[Dy]Si:C 
shows a IDsat enhancement of ~ 41 %. The extracted RTOT data in this work [Figure 3.10 
(b)] was fitted with a simplified IDS. At high VGS, the channel resistance becomes 
negligible and the asymptote value approximates to RPSR. It was found that RPSR for 
NiSi:C and Ni[Dy]Si:C devices are 784 Ωµm and 638 Ωµm, respectively. The 19 % 













Figure 3.9 (a) IDS-VGS characteristic of matched Ni[Dy]Si:C MuGFET and NiSi:C 
MuGFET. (b) shows the cumulative probability plot of the junction leakage of 
Ni[Dy]Si:C/Si:C junction measured at 1.0 V is comparable to NiSi:C/Si:C junctions. 
(a) (b) 
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Figure 3.10 (a) IDS-VDS characteristic shows that with the addition of Dy in the silicide to 
reduce RCON, a IDsat improvement of 41 % is observed. (b) The device RPSR was extracted 
from these curves at a gate overdrive of 10 V. 
 
3.1.6 Summary 
 A new approach of using interlayer low work function elements is adopted to 
modify ΦBn. Dy has been shown to have the most significant reduction. It was discovered 
that a 2.5 nm DyIL exist at the Ni[Dy]Si:C /Si0.99C0.01. Charge transfer between DyIL and 
Si was expected to facilitate the band banding at the interface, resulting in a lower 
effective ΦBn. The ΦBn of 280 meV was accurately extracted using the activation energy 
measurement. The distribution of carbon was examined and found to be evenly 
distributed at an atomic concentration of 0.8 %. This contributes to the higher thermal 
stability of the silicide (up to 900 oC). This new silicidation process is subsequently 
applied onto MuGFETs and an enhancement of 41 % is observed in IDsat. Ni[Dy]Si:C 
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MuGFETs have a 19 % lower RPSR than NiSi:C MuGFETs, which is credited to the 320 
meV reduction in ΦBn. The successful integration of Ni[Dy]Si:C on MuGFETs also 
demonstrates the compatibility and scalability of this novel silicidation scheme, 
validating the feasibility of using Ni[Dy]Si:C to alleviate the RPSR issue in MuGFETs. 
 
3.2 Formation of Pure YSi2 for Contact Resistance Reduction 
 Y, with a strong affinity for oxygen, is known to be highly oxidizing. Deposition 
and silicidation of an oxygen-free silicide poses a challenge for past researches 
[3.16],[3.17]. Reactive deposition has been known to rectify this problem as in the 
presence of heat, Y is inclined to form epitaxial YSi2 than yttrium oxide, Y2O3 [3.18]. 
This section aims to study the electrical and physical properties of YSi2 formed by this 
methodology. 
 
3.2.1 Sample Fabrication 
 Fabrication of the patterned contact test structure was similar to section 3.1.1. The 
deposition of 20 nm Y was done in a sputter system at 3 × 10-3 Torr in argon ambient. As 
mentioned, Y is known to oxidize preferentially at low temperature. Therefore, reactive 
deposition was employed. A substrate temperature of 350 oC was provided during the 
sputtering process and this will promote YSi2 formation and minimize the probability of 
Y2O3 formation with the remnant oxygen in the chamber. However, an RTA is required 
as this low temperature is insufficient for the complete formation of YSi2 [3.19]. The 
deposited film is capped with a 50 nm HfN and subjected to annealing temperature 
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ranging from 300 to 600 oC at intervals of 100 oC. Hydrofluoric acid solution [HF:H2O 
(1:100)] is then used to remove the capping layer. It is observed that the wet etch display 
high selectivity and the silicide does not degrade even after long exposure to the solution. 
The bottom electrode contact to the substrate employed a 200 nm thick Al layer. 
 
3.2.2 Material Characterization 
 The resistivity of the films were extracted and illustrated in Figure 3.11 (a). As the 
silicides formed in this study is rather thin at approximately 30 nm, high temperature 
annealing (above 500 oC) causes agglomeration or surface roughening of the film which 
could possibly resulted in the higher resistivity observed. The resistivity of the film is 
compared to previous work whereby thicker films and in-situ annealing was deployed. At 
lower annealing temperature of 400 oC, it is shown that the resistivity of the film in this 
work is slightly lower. This could probably be attributed to the use of substrate heating to 
minimize the formation of higher resistance Y2O3.  Figure 3.11 (b) shows the depth 
profile of the sample annealed at 400 oC. There is a constant Y-Si ratio up to the silicide-
Si interface which signifies the successful formation of the silicides. The thickness of the 
silicide form is approximately 30 nm and the presence of Y in Si is an artifact due to the 
knock-on effect. It can be seen that oxygen tends to be found only on the surface of the 
silicide. The absence of oxygen at the interface provides evidence that the use of 
substrate heating and HfN capping are sufficient to protect the layer of low work function 
materials. This is crucial as the presence of the oxidation not only increases resistivity but 





















Figure 3.11 (a) Relationship between YSi2’s resistivity and annealing temperature. (b) 
SIMS depth profile of the YSi2 annealed at 400 oC for 30 s. 
 
 I-V measurements were done and it can be noticeably seen that the reverse bias 
current for YSi2 is 5 order of magnitude larger than NiSi [Figure 3.12 (a)]. This gives a 
direct indication that ФBn has been effectively reduced. The ideality factor n is extracted 
based on the slope of the I-V curve at low forward bias between 0 and 0.2 V. The value is 
approximately 1.07, which is close to unity, implying that the junctions are thermionic-
emission limited. At higher forward bias (Vf = 0.8V) whereby the series resistance is 
dominant, the forward current of NiSi is larger. This can be attributed to the lower 
resistivity of NiSi. Given the low barrier, one has to adopt the activation-energy or the 
current-temperature (I-T) measurement to accurately extract the true barrier height.  
 



























































B )/()ln()/ln( *2 −Φ−=
.   (3.1) 








nVnB −=Φ .    (3.2) 
 Figure 3.12 (b) shows the activation energy measurement for temperatures 
ranging from 200 to 310 K at different forward bias between 0.04 to 0.12 V for YSi2 
annealed at 400 oC. ФBn values are extracted from the slopes of the curves at the low-
temperature portion (below 240 K) as at higher temperature whereby the carriers have 
thermal energy comparable to the barrier height, the barrier apparently disappears [3.23].  
The extracted values range from 160 to 190 meV. This value is significantly lower than 
previous reported values [3.19],[3.20],[3.24]. This could be due to the absence of Y2O3, 
however, further work has to be done to verify this. This is the lowest rare-earth silicides 
ФB
n
 reported and this makes it one of the best candidate for SSDT whereby ФBn as low as 
0.1 eV to 0.15 eV is desired [3.25]. This novel silicide can also be a possible solution to 




















Figure 3.12 (a) The reverse bias current has been shown to increase 5 orders of 
magnitude when NiSi is replaced with YSi2. (b) To accurately extract the true ФBn of the 
YSi2/n-Si diodes, current-temperature I-T measurements were adopted. The average ФBn 
value is 0.17 eV. 
 
3.2.3 Summary 
 YSi2 as the potential silicide candidate for SSDT is studied. Successful 
implementation of reactive deposition has minimized the formation of Y2O3 within the 
silicide. This resulted in lower resistivity YSi2 formed compared to other works using 
high vacuum deposition. Ideality factor was found to be acceptable at 1.07. ФBn of 0.17 
eV is the lowest reported for a pure rare-earth silicide. This places YSi2 in a more 
attractive position than other rare-earth silicide like ErSi2 or YbSi2. Also the low ФBn of 
YSi2, coupled with the use of dopant segregation to further lower ФBn would definitely 
make SSDT competitive to conventional MOSFET.  
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4 Integration of Pulse Laser Annealing on Silicon-
Carbon Source/Drain in MuGFETs 
 
Previous two chapters have been investigating on approaches to reduce RPSR by 
lowering the barrier height at the silicide-Si interface. In this chapter, we explore the 
concept of applying pulse laser annealing (PLA) on n-channel MuGFET devices with Si1-
yCy S/D to lower RPSR by improving the dopant activation. The effects of PLA on the 
strained devices are also studied. 
 
4.1 Introduction 
 To address the rapidly approaching physical scaling limits of conventional 
transistor material, there has been intense research for novel device structure and new 
materials. One of the many ways to meet the growing demand for high performance 
transistors is to introduce strain in the devices. Strain improves the carrier transport 
properties and the mobility of the carriers which will result in an increase drain current. 
For p-channel MOSFET, silicon-germanium SiGe S/D has been widely used in the 
industry. Subsequently, the industry will be using Si1-yCy S/D for n-channel MOSFET. 
Studies have shown that with the introduction of carbon into the S/D, the competing 
64 
mechanism carbon has with the dopants, resulted in degraded dopant activation 
[4.1],[4.2]. With the presence of 3 % carbon in Si, this degradation can be as much as 
40 %, as shown in Figure 4.1. In addition, solid solubility of carbon in Si has been 
extremely low at 3.5 × 1017 cm-3 [4.3],[4.4]. This makes the epitaxial growth of Si1-yCy 
with Csub of more than 1.0 atomic percent challenging as a high percentage of carbon 
preferentially resides in interstitial sites [4.1],[4.5],[4.6]. 






























Figure 4.1 The presence of carbon atoms competes with the dopants for substitutional 
sites resulting in less dopant activation [4.1]. 
 
 As mentioned in Chapter 1, PLA has been increasingly popular and there has been 
active research in this field. This can be credited to its nanosecond pulse irradiation, 
causing melting which allows trapping of the dopants in such a great amount that it 
becomes a supersaturated solid solution, exceeding its solid solubility in equilibrium state 
by 4 to 5 orders [4.7]-[4.9]. Hence, PLA could be a possible solution for Csub lost and 
degraded dopant activation. Also, with the impending use of MuGFETs, it is important to 
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study the feasibility of implementing PLA on these three-dimensional devices. MuGFETs 
are fabricated on SOI wafers and are therefore prone to thermal confinement due to the 
presence of thermal isolation from the BOX. The use of PLA will definitely bring 
additional benefits to MuGFETs as it will alleviate the parasitic series resistance issue 
which is due to the narrow Si fin dimensions and current crowding. However, this benefit 
should not compromise the integrity of the devices. Therefore, a study of the fabrication 
scheme is useful for future device application. 
 
4.2 Study of Pulse Laser Annealing on Si1-yCy S/D in MuGFETs 
4.2.1 Device Fabrication 
 Figure 4.2 (a) shows the SEM image of an as-fabricated MuGFET and the key 
process steps is summarized in Figure 4.2 (c). MuGFETs used in this study were 
fabricated on 200 mm SOI substrates with 40 nm thick Si [fin height = 40 nm] and a 
BOX of 140 nm. Patterning of active regions was done using 248-nm photo-lithography, 
trimming and plasma etching to achieve a fin width of 70 nm. A 3 nm SiO2 was thermally 
grown as the gate dielectric, followed by a 100 nm poly-Si gate material which was 
subsequently implanted with phosphorous. A SiO2 hardmask or optical layer which 
increases the reflectance and protects the gate stack in a subsequent laser annealing step 
[Figure 4.2 (b)] was deposited. Gate lithography and etch were then performed. This was 
followed by a S/D extension implant and spacer formation. Si0.99C0.01 was then grown 
selectively by UHVCVD. S/D implant was then performed. An additional 30 nm thick 
SiO2 layer was deposited over the devices. Instead of using the usual RTA process to 
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activate the S/D, PLA was employed for some wafers. The laser utilizes KrF gas and was 
operated in a pulse mode at wavelength of 248 nm with pulse duration of 23 ns. The laser 
spot size was 3 mm by 3 mm. To minimize the effect of the edge, a stitch with 50 % 
overlap annealing methodology was adopted. The energy of the laser irradiation ranges 
from 200 to 300 mJ/cm2. For annealing using multiple laser pulses, the repetition rate was 
1 Hz. Further details are given in Appendix B. High resolution X-ray diffraction 





Figure 4.2 (a) SEM image of the fabricated MuGFET. (b) Schematic of the MuGFET 
with the hardmask on the gate and the additional SiO2 on the rest of the device. (c) 
Summary of key process sequence for the fabrication of the tri-gate n-channel MuGFETs 
used in this work. 
P-well and VT 
implant Fin Pattern and 
Etch 
Poly-Si Deposition and SiO2 
Hardmask Gate Patterning and Photoresist 
Trimming S/D Extention and Spacer 
Formation 
SiO2 Deposition 
Selective Epitaxial Growth of Si0.99C0.01 
Gate Dielectric (3 nm of SiO2) 




4.2.2 Pulse Laser Annealing for Enhanced Dopant Activation 
 The resistivity of PLA as well as RTA Si0.99C0.01 S/D was extracted and illustrated 
in Figure 4.3. Laser annealed S/D has substantially lower resistivity compared to rapid 
thermal annealed S/D. As resistivity of the S/D is a direct indication of the efficiency of 
the dopant activation, Figure 4.3 reveals that, relative to RTA, the PLA is a far more 
efficient tool in activating the dopants. As stated in equation 1.1, this will not only 






































































Figure 4.3 A comparison of S/D resistivity when annealed using RTA and PLA. 
Resistivity is observed to be substantially lowered with the use of PLA. With the increase 
in energy, higher dopant activation can be achieved.  Similarly, increasing the number of 
irradiation pulses has also been shown to enhance the dopant activation. 
 
 This high efficiency of dopant activation can be attributed to the fast re-growth 
time of the silicon (10-10 s) which allows trapping of the dopants in substitutional lattice 
sites in great excess of the maximum solid solubility in the metastable state [4.8]. 
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Increasing the laser energy has been observed to improve the dopant activation. However, 
a laser energy of 250 mJ/cm2 was selected for integration for subsequent device 
fabrication as irradiating the MuGFET with a laser energy of more than 250 mJ/cm2 
damages the spacer and melts the S/D as illustrated in Figure 4.4, leading to low device 
yields. This can be attributed to the presence of the BOX and gate oxide isolation which 
provides thermal confinement and causes excessive heating [4.10].  
 
 
Figure 4.4 TEM micrograph of MuGFET that is subjected to a laser energy of above 250 
mJ/cm2. The spacer and adjacent Si1-yCy are melted, resulting in degraded device 
performance. 
 
 When comparing the sheet resistivity of S/D subjected to 1, 5 and 10 consecutive 
irradiations at laser energy of 250 mJ/cm2, it is evident that each additional irradiation not 
only increases the substitutionality of dopants but also decreases the surface reflectance 
through roughening, enabling higher energy absorption for the subsequent pulses [4.11]. 
Hence, we can increase the substitutional efficiency further with each irradiation and 
Si1-yCy 
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reduce the sheet resistivity by as much as ~60 % with the enhanced dopant activation in 
the Si1-yCy. 
4.2.3 Pulse Laser Annealing for High Carbon Substitutionality 
 Csub is evaluated by HRXRD analysis as shown in Figure 4.5. For laser annealed 
samples, relative to an epitaxially grown Si0.99C0.01, the peaks shift to the higher angle.  
This reflects the smaller lattice constant of the laser annealed Si1-yCy sample which is 
evidently due to increase in number of carbon atoms residing in the substitutional sites.  
Csub for various annealing conditions are summarized in Figure 4.6. Epitaxially grown 
Si0.99C0.01 sample which has undergone RTA shows a 0.29 % decrease in Csub, suggesting 
deactivation of carbon in Si1-yCy. Displaced carbon atoms occupy the interstitial sites and 
do not contribute to the strain in the channel. Therefore to resolve this problem, PLA was 
employed. The samples were exposed to 1, 5 and 10 consecutive irradiations at a fluence 
of 250 mJ/cm2. The initial Csub of 1.0 % in the as-grown Si0.99C0.01 increases to 1.06 % 
and 1.21 % for 5 and 10 irradiations, respectively. The ratio of Csub to CT (total carbon 
concentration ~1.3 %) shown in the Figure 4.6 reflects the possibility of achieving 
complete activation of carbon using PLA with further optimization. Hence, it is evident 
that the application of PLA on Si1-yCy S/D not only improves dopant activation, but it also 
increases Csub in S/D and enhances the strain in the transistor channel. 
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Figure 4.5 HRXRD spectra reflect the excellent crystalline quality of the Si1-yCy film on 
Si after undergoing irradiation with 10 consecutive pulses of 250 mJ/cm2. The shift of the 










































































Figure 4.6 The initial Csub of 1.0 % in the epitaxially grown Si0.99C0.01 is increased to 
1.21 % with the use of PLA which represents an activation efficiency of almost 93 % of 
CT. This will provide a more effective strain in the devices. 
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4.2.4 Device Characterization 
 As shown in Figure 4.7 (a), focused ion beam (FIB) cuts the MuGFET along the 
AA’ section. Cross-sectional TEM image of the laser annealed MuGFET reveals the 
integrity of the gate stack and Si1-yCy S/D is maintained [Figure 4.7 (b)] without any 
deformation, as seen in Figure 4.4.  
 
 
Figure 4.7 (a) SEM image of a MuGFET with the FIB cut along the location A-A’. (b) 
Cross-sectional TEM image of a MuGFET annealed at 250 mJ/cm2 for 10 pulses shows 
that the integrity of the gate stack and and Si1-yCy S/D is maintained. 
 
 Extreme rapid annealing processes are commonly known to induce thermal stress 
on the gate stack especially when it is thermally isolated within the spacer, gate oxide and 
BOX. This causes melting and rapid thermal expansion on the poly-Si gate resulting in 
gate deformation and disappearance or ‘explosion’ gate lines, and poses integration 
challenges. Hence, it is crucial to implement a selective annealing technique such that the 




section 4.2.1, this can be achieved by the implementation of a SiO2 optical layer on the 
poly-Si gate [Figure 4.2 (b)]. Details of this scheme can be found in [4.11],[4.13]. The 
thickness of the optical layer on the S/D and gate are such that the surface reflectance can 
be varied significantly. Also, by increasing the thickness of the SiO2 optical layer, one 
can even attain functional MuGFET with LG of 95 nm which is one of the smallest 
reported [4.14]. 
 
 Gate leakage current, IG of MuGFETs annealed using PLA and RTA are 
compared in Figure 4.8. There is some increase in the leakage but the increase is within 
an acceptable range that can be easily resolved with process optimization. Comparable 




































Figure 4.8 Gate leakage current IG comparison of MuGFETs annealed using PLA and 
RTA reveals that laser annealed MuGFETs do not degrade the integrity of the gate stack. 
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 Figure 4.9 (a) plots the IDS-VGS characteristics of two matched rapid thermally and 
laser (laser energy of 250 mJ/cm2 with 10 irradiations) annealed MuGFETs for fair 
comparison.  Both have a similar gate length of 350 nm, subthreshold swing (SS) of 150 
mV/dec and drain induced barrier lowering (DIBL) of 0.04V/V. The off-state leakage 
current is comparable at 96 pA/µm and 60 pA/µm for rapid thermally and laser annealed 
MuGFETs respectively. When compared at the same gate overdrive of 1.2 V [Figure 4.9 
(b)], the drive current performance of the laser annealed MuGFET shows a significant 
enhancement of up to 50 % over the rapid thermal annealed MuGFET. This enhancement 
can be attributed to the increased strain and the enhanced dopant activation in the Si1-yCy 
S/D. The transconductance of laser annealed MuGFET is evaluated [Figure 4.9 (c)] and a 
35 % higher peak transconductance over rapid thermally annealed MuGFET was 
observed, implying the enhanced drain current can be attributed to the improved mobility 
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Figure 4.9 (a) IDS-VGS plot of 2 MuGFET with closely matched SS, DIBL and off-state 
leakage current. (b) Enhancement brought about by the use of PLA is illustrated in the 
IDS-VDS plot whereby the IDsat is 50 % higher than rapid thermally annealed MuGFET. (c) 
Peak transconductance is improved 35 %, signifying higher mobility in laser annealed 
MuGFET. 
 
 Total resistance (Rtot) as a function of the gate length for various MuGFETs is 
extracted based on [4.15] and plotted in Figure 4.10 (a). The distinct reduction in the Rtot 
of the MuGFETs annealed using PLA is, as previously shown, a result of a reduction in 
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the RPSR (mainly RSDE and RCON). For devices with shorter LG, it is expected that the 
enhanced strain due to the higher Csub, constitute to the reduction in RCH. Figure 4.10 (b) 
shows the total resistance of MuGFETs in linear region as a function of VGS. A simplified 
linear region IDS was employed to fit the curve. At high VGS, the channel resistance 
becomes negligible and the asymptote resistance value can be approximated to be the 
RPSR [4.16]. Rapid thermally annealed MuGFET’s RPSR of 5.37 kΩ-µm is substantially 
reduced by 63 % to 1.99 kΩ-µm when PLA is deployed instead. The significant reduction 
in RSD provides evidence for the enhanced dopant activation in MuGFETs annealed using 
PLA. This reduction will be able to rectify the problem of dopant deactivation with the 











Figure 4.10 (a) Rtot-LG plot of MuGFETs annealed using RTA and PLA. (b) Total 
resistance (Rtot = 50 mV/ID,lin) plotted against gate voltage. A simplified linear region 
drain current equation was used to fit the measured data points and the resistance 
asymptote is taken as RPSR. 
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 The IDsat is measured at a gate overdrive of 1.2 V with a VDS of 1.2 V. IDsat is then 
plotted as a function of gate length, as shown in Figure 4.11.  Comparing MuGFETs 
annealed using RTA and PLA, we observe an average of ~53 % increase in the IDsat. It is 
commonly known that the slope of the Rtot-LG plot is inversely proportionate to the 
carrier’s mobility [4.17]. However, in Figure 4.10 (a), covers a large range of LG up to 
1150 nm, with large incremental LG steps. As mobility enhancement due to S/D stressors 
is not expected at large gate lengths, a difference in the slope is not generally expected. In 
addition, mobility in locally-strained transistors should be extracted from data covering a 
small range of LG with fine LG steps for accurate results. However, this is not available in 
this work. An alternative method to distinguish the contributions of enhanced strain 












Figure 4.11  Plot of IDsat as a function of LG. On the average, IDsat enhancement is ~53%. 
IDsat enhancement is observed to increase with device scaling, providing evidence for 
improved strained effect with the use of PLA. 
































 For a given applied VGS, a transistor with a higher RPSR has a lower intrinsic gate 
voltage V’GS due to the voltage drop across the source side series resistance RPSR/2, where 
V’GS = VGS-IDRPSR/2. To eliminate the effect of this on the saturation drain current, a 
compensated V’GS (where V’GS = VGS-IDRPSR/2) of 1.2 V, which excludes the potential 
drop due to the source side resistance is therefore used to compare the drain current 
[4.18]. From the above analysis it is observed that the RPSR-independent drive current of 
the laser-annealed device in Figure 4.9 is still 15% higher than that of the device which 
went through RTA. This value may not be absolute; nonetheless, the devices qualitatively 
demonstrated that the higher Idsat must be due to effects other than series resistance, 
which is improved strain in this case. This is consistent with enhanced strain effects due 
to the increased Csub. Higher IDsat improvement is observed for smaller LG, demonstrating 
the benefits of the enhanced strain effect in short channel laser annealed MuGFETs. This 
evidently shows that PLA is a promising tool for realizing low parasitic series resistance 
and achieving higher drive current in advanced CMOS devices. 
 
4.3 Summary 
 In this work, it is demonstrated for the first time, that the use of PLA in epitaxial 
Si1-yCy S/D, similar to Si S/D, enhances the dopant activation. Resistivity of Si1-yCy S/D is 
reduced by as much as ~60 %. A further attractiveness of the PLA is that it promotes 
carbon atoms occupying substitional sites, leading to improved strain. Epitaxially grown 
Si0.99C0.01 S/D annealed at a laser fluence of 250 mJ/cm2 with 10 irradiation has 1.21 % 
Csub compared to rapid thermally annealed S/D’s 0.71 %. This translates to a strain 
improvement of up to 0.22 %. These verification and subsequent process integration 
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attests the compatibility of PLA on Si1-yCy S/D. This work also demonstrates the 
feasibility of overcoming process complexities associated with laser annealing of three-
dimensional device architectures through engineering the surface reflectance of gate stack 
and S/D regions with a SiO2 optical layer. This is easily compatible to the presently used 
process flow and minimizes the number of additional steps. 
 
 Comparison of RTA and PLA on MuGFETs shows a substantial improvement of 
53 % in the IDsat which can be attributed mainly to the enhanced strain and lower series 
resistance effects. By extrapolating to high VGS, RPSR can be extracted for the devices. It is 
shown that RPSR can be significantly reduced by as much as 63 % when PLA is applied to 
the MuGFET. To decouple enhancement brought about by strain and RPSR reduction, a 
compensated VGS, which is independent of RPSR effect is used for analysis. MuGFETs 
undergone PLA is reported to have a 15 % enhancement in drive current over rapid 
thermally annealed MuGFETs. In addition, it is demonstrated that further scaling of the 
MuGFETs leads to higher IDsat improvement. Hence, this work provides a framework for 
the integration of pulsed laser annealing process to fabricate MuGFETs with Si1-yCy S/D 
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5 Conclusion and Future Work 
5.1 Conclusion 
 Continual scaling of CMOS devices has met with immense challenges. The 
dominance of RPSR has resulted in diminished gain from scaling and other enhancement 
techniques. In view of this issue, this thesis has experimentally examined different 
approaches to alleviate the RPSR problem. 
 
5.1.1 Nickel-Aluminum Alloy Silicides for Contact Resistance Reduction 
 An alternative silicide material is proposed. Using Ni1-xAlx film with different Al 
concentration, the amount of ФBn modification can be quantified. However, the 
incorporation of high Al in the film degrades the film quality. To overcome this, the 
annealing process is carefully studied. With the optimization of the annealing conditions, 
film with Al concentration as high as 51 %, can be employed for the silicidation process 
This yielded a 38 % reduction in ФBn. 18 % IDsat enhancement was observed when 
fabricated N-MOSFETs employ the new silicide material. 
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5.1.2 Impurity Engineering in NiSi and Pure Rare Earth Silicide for Contact 
Resistance Lowering 
 Various materials were studied as the potential candidate for the interlayer 
between Ni and Si. Dy yielded the lowest ФBn of 280 meV. This can be attributed to the 
presence of a DyIL at the Ni[Dy]Si:C/Si0.99C0.01 interface. The physical origin of the 
reduction is elucidated with the interfacial dipole concepts. Thermal stability of the film 
is attributed to the presence of 0.8 % atomic concentration of carbon in the silicide. When 
this silicidation is applied onto MuGFETs, a ~ 41 % IDsat enhancement was observed. 
Analysis shows that the improved device performance is due to the reduction in the RPSR. 
Successful demonstration of Ni[Dy]Si:C on MuGFETs for RPSR engineering, illustrates 
that Ni[Dy]Si:C is a promising silicide material for future device performance 
enhancement. 
  
 Challenges in forming YSi2 are resolved by the application of reactive sputtering 
and HfN capping. The ФBn between YSi2 and n-Si is the lowest reported for any pure 
rare-earth silicide to date. This makes YSi2 an attractive silicide candidate for advance 
CMOS devices. 
 
5.1.3 Integration of Pulse Laser Annealing on Silicon-Carbon Source/Drain 
in MuGFETs 
 The application of PLA on strained Si1-yCy S/D has demonstrated superior dopant 
and carbon activation compared to RTA. Challenges with the deformation of the gate 
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stack due to excessive thermal stress can be rectified by the use of a SiO2 optical layer to 
maximize the surface reflectance on the gate stack. The 53 % IDsat improvement from 
laser annealed MuGFETs can be attributed to the reduced RSD and RSDE due to the 
enhanced dopant activation, increased in the Csub, reducing RCON and enhances channel 
strain. In this chapter, PLA has been highlighted to be a promising annealing technique 
for coming technology nodes. 
 
5.2 Future Work 
  This thesis has opened up several areas which deserve further investigation. 
These include: 
• Employing other rare-earth elements for interlayer study. 
• Investigation of YSi2 for dopant segregation SSDT application. 
• Reliability issues of laser annealed Si1-yCy S/D. 
• Alternative optical layer or annealing methodology for more selective annealing 
to achieve laser annealed MuGFETs with smaller LG.  
• Efficiency study of PLA on Si1-yCy S/D with higher carbon concentration. 
• PLA on devices with high-k and metal gate. 
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Appendix B: Laser Anneal System Setup & Procedure 
 
 The laser annealing system use in this experiment employs KrF gas as the 248 nm 
laser source. The shutter is opened and the laser passed through a filter before reflecting 
on a mirror. The reflected laser beam is then directed to the sample, which is constantly 
purged with nitrogen gas. To increase the throughput of the system, the stage is 
controlled by a computer system, which uses G-code computerized numerical control 
(CNC) software to precisely control the stage movement. Also, knowing the focal length 
of the laser beam, we can vary the stage height using G-code programming to obtain the 

















Figure B.1 Schematic illustrating the components in the laser annealing system. 
 
 
 The system is set to constant high voltage mode between 13 – 18.5 kV. This will 
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the system has to be first calibrated using photo-detector. The fluence at various stage 
heights and attenuation are then quantified. To setup the stage, refer to Table B.1.  
 
 G-Code Command Remark 
 1. Enable x, y, z, u on 'Board 1'    x, y stage control. z, u filter setting. 
 2. Return the stage to default position  ho x y z u  
 3. Set to centre position  g90 g1 f1000 x100 y100  g90 absolute position, f300 movement speed 
 4. Enable z, u on 'Board 2'    z, u stage height and attentuation respectively 
 5. Set to default position  ho z u  
 6. Set the stage height and attenuation  g90 g1 f30 z-0.6 u0.2  z is to compensate sample thickness 
 7. Return to 'Board 1' and set the frequency  psop, 1, 0, 5, a 
 Frequency, 
 8. Pulsing  psof, 2, b  b = number of pulses 
 9. Move relative to present location  g91 f100 x3 y3  g91 relative position 
Table B.1 List of steps and respective command to setup the stage for laser annealing. 
 
As the intensity of a single pulse laser is not an ideal homogenous step profile 
(see Figure B.2), cross-stitching annealing methodology with 50 % overlap is adopted to 
ensure each area is sufficiently annealed. To fully automate the system, a series of G-
codes can be written and loaded into the system when annealing begins. 
 
Figure B.2 Cross-stitching annealing to minimize the effect of edge profile. 
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